

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER POR PATENTS PO Box 1430 Alexandria, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/708,948	04/02/2004	Andrew Chang	MTKP0071USA	2947	
27765 NORTH AME	7590 09/08/200 RICA INTELLECTUA	EXAM	EXAMINER		
P.O. BOX 506			SINGH, HIRDEPAL		
MERRIFIELD, VA 22116		ART UNIT	PAPER NUMBER		
		2611			
			NOTIFICATION DATE	DELIVERY MODE	
			09/08/2008	FLECTRONIC	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com Patent.admin.uspto.Rcv@naipo.com mis.ap.uspto@naipo.com.tw

Office Action Summary

Application No.	Applicant(s)				
10/708,948	CHANG ET AL.				
Examiner	Art Unit				
HIRDEPAL SINGH	2611				

	Cxammer	AILOIIIL	
	HIRDEPAL SINGH	2611	
The MAILING DATE of this communication app	pears on the cover sheet with the o	correspondence ac	dress
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 3 CFR 1.1 and 15 KG (MORTHS from the mailing date of the communication. - Failure to reply within the set or satended period for reply will. by statute Any reply received by the Office later than there months after the mailing.	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirt will apply and will expire SIX (6) MONTHS from . cause the application to become ABANDONE	N. nely filed the mailing date of this of D (35 U.S.C. § 133).	
earned patent term adjustment. See 37 CFR 1.704(b). Status			
1) Responsive to communication(s) filed on 31 Ju	ılv 2008.		
	action is non-final.		
3) Since this application is in condition for allowar		secution as to the	e merits is
closed in accordance with the practice under E			
•			
Disposition of Claims			
4) Claim(s) <u>1-17</u> is/are pending in the application.			
4a) Of the above claim(s) is/are withdray	wn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1,2 and 10-17</u> is/are rejected.			
7)⊠ Claim(s) <u>3-9</u> is/are objected to.			
8) Claim(s) are subject to restriction and/o	r election requirement.		
Application Papers			
9)☐ The specification is objected to by the Examine	r.		
10) The drawing(s) filed on is/are: a) acc	epted or b) ☐ objected to by the	Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correct	ion is required if the drawing(s) is ob	jected to. See 37 C	FR 1.121(d).
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form P	ΓO-152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreigna) All b) Some * c) None of:	priority under 35 U.S.C. § 119(a)-(d) or (f).	
 Certified copies of the priority documents 	s have been received.		
Certified copies of the priority documents	s have been received in Applicat	on No	
 Copies of the certified copies of the prior application from the International Bureau 	-	ed in this National	Stage
* See the attached detailed Office action for a list	of the certified copies not receive	ed.	
Attachment(s)			
1) Notice of References Cited (PTO-892)	Interview Summary Paper No(s)/Mail D		
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (FTO/SZ/CS)	Paper No(s)/Mail D. 5) Notice of Informal F		
Paper No(s)/Mail Date	6) Other:		

- Other: __
- U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) Office Action Summary

Application/Control Number: 10/708,948 Page 2

Art Unit: 2611

DETAILED ACTION

 This action is in response to the amendment filed on July 31, 2008 with the request for continued examination. Claims 1-17 are pending and have been considered helow

Response to Arguments

Applicant's arguments with respect to claims 1-17 have been considered but are moot in view of the new ground(s) of rejection necessitated by the amendment.

Claim Rejections - 35 USC § 103

- The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- Claims 1-2, 12-13 and 15-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Popplewell et al. (US 6,304,071) in view of Yamamoto (US 6,057,730) in view of Chong et al. (US 7,200,769) and further in view of Muellner (US 7,054,402).

Regarding Claim 1:

Popplewell et al discloses a digital data recovery circuit (column 1, lines 16-22) for converting an input signal into a sliced signal comprising:

Art Unit: 2611

a comparing device (4 in figure 1) coupled with the input signal and a reference level signal for comparing the input signal with the reference level signal (column 3, lines 26-30) and generating the sliced signal having first and second binary values (the output of ADC 4 in figure 1; column 3, lines 26-29, this is inherent that the output of ADC is a digital signal as described and also the digital signal has logic one or logic zero values) according to the result of comparison;

a phase-detecting, level-determining device (5, 6 in figure 1) coupled with the comparing device for detecting the phase at which the transition of the sliced signal occurs (column 4, lines 30-48), based on a reference clock, and generating a digital level signal according to the result of detection; and

a digital-to-analog converter (DAC; 7A in figure 1) coupled with the phasedetecting, level-determining device for generating the reference level signal for the comparing device according to the digital level signal.

Popplewell et al discloses all of the subject matter as described above except for specifically teaching that (1) the sliced signal keeps first and second binary value for first and second time periods respectively; and (2) level determining device detect a relation between first and second time period, based on a reference clock, and generating a digital level signal according to the result of detection.

However, regarding item (1) above, Muellner in the same field of endeavor discloses a system and method for data regeneration with adjustable sampling instant where the sliced signal keeps first and second binary value for first and second time periods respectively (figure 7, the signal AS 11, 12 etc have different durations), and

Art Unit: 2611

also level of signal is determined based on a relation between first and second time period (column 4: lines 15-35).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use teachings of Muellner in the Popplewell in order to make the clock and data recovery capable of optimum performance by setting the phase based on approximately optimum reference point described by the comparator, the sampling instant is adjustable without interference to the data and clock detection.

However, regarding item (2) above, Chong et al in the same field of endeavor discloses a system where the level determined based on first and second sliced signal (column 8, lines 30-40; figure 3) is determined to accurately correct the phase of the signal. Also Yamamoto in same field of endeavor discloses how the amplitude of signal is detected to correct the phase (column 22, lines 1-15; column 3, lines 45-56).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a phase detector coupled with a level determining means to detect the phase at which the transition of the sliced signal occurs and generating a digital level signal accordingly in order to compensate for the variations in the radio propagation characteristics which may cause the signal level shifts to make the average level of signal higher or lower result in improper sliced signal.

Regarding Claim 2:

Popplewell et al discloses all of the subject matter as described above and further discloses that the phase-detecting, level-determining device further comprises:

Art Unit: 2611

a phase detector (5 in figure 1; figure 3) coupled with the comparing device for detecting the phase of the sliced signal transiting from a first binary value to a second binary value, and the phase of the sliced signal transiting from the second binary value to the first binary value, based on the reference clock (column 4, lines 30-38).

Popplewell et all discloses all of the subject matter as described above except for specifically teaching that level determining device detect a relation between first and second time period, based on a reference clock; and a level determiner coupled with the phase detector for generating the digital level signal according to the result of detection.

However, Muellner in the same field of endeavor discloses a system and method for data regeneration with adjustable sampling instant where the sliced signal keeps first and second binary value for first and second time periods respectively (figure 7, the signal AS 11, 12 etc have different durations); and level of signal is determined based on a relation between first and second time period (column 4; lines 15-35).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use teachings of Muellner in the Popplewell in order to make the clock and data recovery capable of optimum performance by setting the phase based on approximately optimum reference point described by the comparator, the sampling instant is adjustable without interference to the data and clock detection.

However, Chong et al in the same field of endeavor discloses a system where the detection of the phase at which the transition of the sliced signal occurs (column 8, lines 30-40; figure 3) is determined to accurately correct the phase of the signal. Also

Art Unit: 2611

Yamamoto in same field of endeavor discloses how the amplitude of signal is detected to correct the phase (column 22. lines 1-15: column 3. lines 45-56).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a phase detector coupled with a level determining means to detect the phase at which the transition of the sliced signal occurs and generating a digital level signal accordingly in order to compensate for the variations in the radio propagation characteristics which may cause the signal level shifts to make the average level of signal higher or lower result in improper sliced signal.

Regarding Claim 12:

Popplewell et al discloses all of the subject matter as described above and further discloses that the comparing device is an one-bit analog-to-digital converter (ADC) generating the sliced signal (4 in figure 1; column 3, lines 20-25) having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal, it is inherent that the ADC used in the system of Popplewell is of the form of a one bit analog to digital converter.

Regarding Claim 13:

Popplewell et al discloses all of the subject matter as described above and further discloses that the comparing device is an ADC (4 in figure 1; abstract) generating the sliced signal (column 4, lines 49-58) with bit values from 1 to N according to the relationship between the input signal and the reference level signal.

Art Unit: 2611

Regarding Claim 15:

Popplewell et al discloses all of the subject matter as described above except for specifically teaching that the DAC is a voltage source for providing a reference level required by the comparing device.

However, Yamamoto in same field of endeavor discloses DAC is a voltage source for providing a reference level required by the comparing device (206, 207 in figure 2; column 3, lines 55-67).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a DAC as a voltage source for providing a reference level required by the comparing device in order to make the comparison with the incoming signal easier and by performing multifunction saves circuit space.

Regarding Claim 16:

Popplewell et al discloses all of the subject matter as described above except for specifically teaching that the DAC is a current source for providing a reference level required by the comparing device converted by an external circuit from a current generated by the DAC.

However, Yamamoto in same field of endeavor discloses DAC is a voltage source for providing a reference level required by the comparing device (206, 207 in figure 2; column 3, lines 55-67) so it is obvious that the DAC could be a voltage source or a current source for the purpose of providing the reference signal.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a DAC as a voltage source for providing a reference level

Art Unit: 2611

required by the comparing device in order to make the comparison with the incoming signal easier and by performing multifunction saves circuit space.

Regarding Claim 17:

Popplewell et all discloses all of the subject matter as described above except for specifically teaching that the DAC is a control circuit for directly controlling the bit value of the sliced signal output by the comparing device.

However, Yamamoto in same field of endeavor discloses DAC is a voltage source for providing a reference level required by the comparing device (206, 207 in figure 2; column 3, lines 55-67) so it is obvious that the DAC could be a voltage source or a current source or a control device for the purpose of providing the reference signal.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a DAC as a voltage source for providing a reference level required by the comparing device in order to make the comparison with the incoming signal easier and by performing multifunction saves circuit space.

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over
 Popplewell et al. (US 6,304,071) in view of Yamamoto (US 6,057,730) in view of Chong et al. (US 7,200,769) and further in view of Muellner (US 7,054,402) as applied to claim
 1 above, and further in view of Li et al. (US 6,968,026).

Regarding Claim 10:

Popplewell et all discloses all of the subject matter as described above except for specifically teaching that the phase detector is in a delay locked loop.

Art Unit: 2611

However, Li et al in the same field of endeavor discloses a system where the phase detector is in a delay locked loop (column 1, lines 60-67; figure 1).

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a delay locked loop dll to compares the phase of one of its outputs to the input clock to generate an error signal which is then integrated and fed back as the control signal in order to take advantage of dll as it is easy to stabilize and the integration allows the error to go to zero while keeping the control signal, and thus the delays, where they need to be for phase lock.

6. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Popplewell et al. (US 6,304,071) in view of Yamamoto (US 6,057,730) in view of Chong et al. (US 7,200,769) and further in view of Muellner (US 7,054,402) as applied to claim 1 above, and further in view of Matsuda et al. (US 6,519,303).

Regarding Claim 11:

Popplewell et al discloses all of the subject matter as described above except for specifically teaching that the comparing device is a comparator generating the sliced signal having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal.

However, Li et al in the same field of endeavor discloses a system where the comparing device is a comparator (25 in figure 4; column 5, lines 20-30) generating the

Art Unit: 2611

sliced signal having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a comparator for generating the sliced signal having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal as it is easier to implement the comparison using a comparator as it can give a signal with different polarity when the incoming signal changes its polarity.

7. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Popplewell et al. (US 6,304,071) in view of Yamamoto (US 6,057,730) in view of Chong et al. (US 7,200,769) and further in view of Muellner (US 7,054,402) as applied to claim 1 above, and further in view of Takahashi et al. (US 6,754,018).

Regarding Claim 14:

Popplewell et al discloses all of the subject matter as described above except for specifically teaching that the comparing device is a partial-response maximum likelihood circuit generating the sliced signal having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal.

However, Li et al in the same field of endeavor discloses a system where the comparing device is a partial-response maximum likelihood circuit (column 4, lines 5-15) generating the sliced signal having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a partial-response maximum likelihood circuit for generating the sliced signal having the first binary value when the level of the input signal is lower than the level of the reference level signal and generating the sliced signal having the second binary value when the level of the input signal is higher than the level of the reference level signal.

Allowable Subject Matter

- 8. Claims 3-9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- The following is a statement of reasons for the indication of allowable subject matter: The prior art references Popplewell et al. (US 6,304,071), Yamamoto (US 6.057.730). Chong et al. (US 7.200,769) and Li et al. (US 6.968.026) etc. fails to

Art Unit: 2611

disclose the phase detector comprises; N flip-flop series wherein each of the flip-flop series has an input end, a clock input end, and an output end, and each input end of the flip-flop series is coupled with the Kth sliced signal with the clock input end of a flip-flop series being coupled with the signal generated by delaying the reference clock for K/N period; and N transition phase detecting devices wherein each transition phase detecting device has a first input end, a second input end, a first output end, and a second output end; the first input end of an Lth transition phase detecting device is coupled with the output end of the Lth transition phase detecting device coupled with the output end of an L+ 1th flip-flop series, the first input end of an Nth transition phase detecting device coupled with the output end of the Nth transition phase detecting device coupled with the output end of the Nth transition phase detecting device coupled with the output end of the Nth transition phase detecting device coupled with the output end of the Nth transition phase detecting device coupled with the output end of the Rth transition phase detecting device coupled with the output end of the first flip-flop series, wherein N is a positive integer, K is a positive integer between 1 and N, and L is a positive integer between 1 and N-1.

Conclusion

- The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- Araki (US 6,950,486) discloses a system and method for delays in a rising edge and falling edge using comparator with output have different periods.

Art Unit: 2611

Any inquiry concerning this communication or earlier communications from the examiner should be directed to HIRDEPAL SINGH whose telephone number is (571) 270-1688. The examiner can normally be reached on Mon-Fri (Alternate Friday Off) 8:30AM-6:00PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on 571-272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/H. S./ Examiner, Art Unit 2611 /Shuwang Liu/ Supervisory Patent Examiner, Art Unit 2611